Abstract-Methods are described for measuring the settling times and other dynamic characteristics of voltage and current output D/A converters (DAC's), operational amplifiers, and precision voltage step generators. Circuits are described for measuring voltage-output device settling times as short as 1 As to within a settling error of ±2 ppm, and current-output device settling times as short as 40 ns to within a settling error of ±0.012 percent.
aging procedure and the ensuing limitation of the frequency bandwidth have to be determined. 4 ) By modification of the equivalent bit test procedure a "maximum error" plot can be construed which allows for the specification of the digital filter.
5) The bandwidth of the digital filter compares favorably with that of an analog impulse oscilloscope designed for HV impulse test monitoring. This indicates the feasibility of the adaptation of presently available digitizers for monitoring impulse tests on non-self-restoring insulation such as power transformers. ACKNOWLEDGMENT This study contains opinions and comments of the members of the IEEE Subcommittee on Digital Techniques in Electrical Measurements and the authors would like to acknowledge their contributions.
They are also obliged to B. Poulin and D. Gervais who performed the modified equivalent bit test on an actual digitizer.
I. INTRODUCTION
S ETTLING TIME is an important measure of the dynamic performance of D/A converters (DAC's), operational amplifiers, and precision voltage step generators. Settling time for these devices can be defined as follows (see Fig. 1 ): Following a prescribed input change, usually full-scale range (FSR), the settling time of the device is the time required for the output to reach and remain within a given error band whose center coincides with the final value. Settling error is ±j the error band. For DAC's, the error band is usually Aleast significant bit (LSB) . Note Fig. 2 , can measure settling times as small as 5 ,us to a settling error of ±2 ppm of 20-V FSR. The amplifier is used to limit the signal to the oscilloscope during these time intervals when the signal is not being viewed, but is effectively isolated from the signal when the voltage step is being viewed. If the settling time following the DAC voltage transition from VI to V2 is to be examined, switch SI is placed in position 1 and reference voltage Vr (opposite in polarity to V2) is adjusted so that V21 is slightly larger than Vr 1. The circuit operation is then as follows: Prior to the positive voltage step, D1 and D2 conduct. Diode D2 holds note q within microvolts of ground potential, and D I holds node p within a few millivolts of ground. (The clipping level is adjustable by R8.) After V,(t) makes the transition to V2, the output of the amplifier swings negative to about -0.3 V, reverse biasing D 1 and D2. Thus node p is isolated from the amplifier circuit, leaving only resistance in the signal path to the oscilloscope. The bias current supplied to node q via R5 serves to shorten the amplifier switching time when voltage V,(t) approaches V2. Also, Schottky-type diodes are employed to yield fast switching. To view negative-going steps, the switch is put in position 2. The oscilloscope used with this circuit was characterized by low noise (-8 AV rms), a bandwidth of 1 MHz, and a sensitivity of 100 ,AV/cm. This deflection sensitivity corresponds to 0.4 cm/LSB when testing an 18-bit DAC with a 20-V full-scale range (FSR).
The above test circuit was used to measure the settling time and recovery time effects of the NBS DAC-18 (18-bit D/A converter standard), now used as a check standard for the NBS Data Converter Test Facility [5] . The circuit has also been used to test a number of commercial 16-and 1 8-bit DAC's.
(See Section lI-C for performance verification of this test circuit.)
Other techniques for measuring the settling time of voltage-output DAC's are described in [2] , [6] , and [7] .
A second, faster circuit shown in Fig. 3 was designed to measure DAC settling times in the 1-5-,us range to within a settling error of ±2 ppm of 20-V FSR. This circuit was also required for measuring the settling time of the voltage step [8] . The circuit basically consists of the following: 1) a precision voltage divider for comparing input signal levels, V2, up to + 10 V with reference voltages, Vr, of the same nominal magnitude but of opposite polarity; 2) a wide-band amplifier (AR 1) for amplifying the signal output from the divider center tap, which has a gain of 10 for very small values of V (t) + Vr l; and 3) transistorized series and shunt switches (Sl and S2), which connect the oscilloscope to either the amplifier output or signal ground (0 V), respectively. These switches are controlled by a window comparator which senses the magnitude of the output voltage from the amplifier, thus avoiding overdrive of the measuring device by excessively large signals. Switch SI closes and S2 opens when the magnitude of the voltage at node d decreases to -10 mV. If control of the switching time is desired, the switch drive circuit can also be triggered (via switch S3, position 2) by the digital driver through a variable delay circuit. This configuration permits the settling waveform to be observed at selectable points in time. Use of AR 1 permits a lower sensitivity (1-mV/cm), wider bandwidth (100-MHz) oscilloscope to be used than was employed in the circuit shown in Fig. 2 .
To minimize the settling time of the amplifier and switch circuits, Schottky clipping diodes (not shown) are employed to limit the input and output signals of the amplifier at nodes c and d, as well as its gain, when I V,(t) + Vr is large. As with most operational amplifiers with a gain-bandwidth product larger than about 500 MHz, amplifier ARI (and, therefore, the test set) experiences significant recovery time effects when exercised over a wide range of operating conditions. Therefore, the test circuit shown in Fig. 2 is preferred over the above circuit for recovery time measurements on voltage-output devices.
C. Performance Verification
The flat pulse generator described in the Appendix was used to determine the settling time (Tt) of several test circuits. For the circuit in Fig. 2 , T, is 3.5 us to within a settling error of +2 ppm, using an oscilloscope with 1-MHz bandwidth, 100-,uV/cm sensitivity, and 50-pF input capacitance (including connecting cable). This circuit is useful for estimating device Fig. 5 Fig. 6 for the special case of switching the test DAC between all bits off and all bits on. The TTL-to-ECL translator is used to drive the emitter-coupled logic employed in most very fast DAC's. The translator also supplies the drive current for transistor Q, which is turned off when the DAC bits are turned on. Turning Q off transfers 12 from D3 to D4. Since the current switching in the DAC may be slower than the switching of 12 from D3 to D4, the latter may be delayed up to 3 or 4 ns by the delay (bias) adjustment to minimize the switching transient at the output. A small trimmer capacitor (not shown) connected between the collector of Q and ground may also be used for this purpose. Diode D5 is used to limit the reverse voltage applied to D3 by limiting the positive voltage excursion at the collector of the transistor. Diodes D1 and D2 serve to protect the DAC from transients at node n when applying V1 and V2. Since the nominal value of VL(t) at the output is approximately 0 V before and after switching 12 and the intervening switching transient can be adjusted for a small average value by the delay adjustment, overdrive of the FET probe and oscilloscope vertical amplifier are minimized. Fig. 7 is an oscilloscope photograph which shows the response of a commercial state-of-the-art 12-bit current-output DAC for an FSR change (sweep speed is 20 ns/cm). The was delayed -2 ns by a connecting cable to the oscilloscope and the specified delay of the FET probe is 11 ns, the net delay of VL(t) relative to the ECL signal was -9 ns. Therefore, the measured settling time of the test DAC is -41 ns. The same DAC, soldered directly into a printed circuit board, may have a slightly smaller settling time because of shorter input and output lead lengths. Also, measurements indicate that the settling time decreases from 41 ns to about 38 ns as RL is decreased from 200 to 50 U. The 38-41-ns range of settling times measured with this technique is in good agreement with the manufacturer's specification.
The measurement shown in Fig. 7 was repeated, substituting a sampling oscilloscope for the conventional oscilloscope (see Fig. 5 ), to determine whether the latter instrument was being overdriven. The settling transient and settling time were essentially the same as shown in Fig. 7; hence, it appears that the conventional oscilloscope was not overdriven.
The test circuit shown in Fig. 6 is also well suited for measuring offsets, thermal transients, and other recovery time effects as the test DAC is exercised over a wide range of operating conditions. For example, Fig. 8 shows the offset in VL(t) caused by changing the DAC switching rate from 160 kHz to 10 MHz. For this test, the bit ON time was held con- stant at 100 ns and the OFF time was varied from 6.2 ,us to 100 ns. The measured value of VL is 0 V (center horizontal graticule line) when the switching rate is 160 kHz and is approximately -1.2 LSB's when the rate is 10 MHz. This offset is attributed to the DAC, and not the oscilloscope (used without a FET probe), since no offset change is perceptible during the time intervals when the DAC bits are off. The offset decreases with lower switching rates and is negligible below 2 MHz. These measurements were repeated using an FET probe (Fig.  9) . It is seen that the offset contributed by the probe (present during both bit ON and OFF times) is about 0.8 LSB.
Other techniques for measuring the settling time of current output DACs are described in [9] -[11].
III. CONCLUSION Circuits have been described for measuring voltage-output device settling times as short as I us to within a settling error of 42 ppm of FSR and current-output device setting times as short as 40 ns to within a settling error of ±0.012 percent of FSR. When a device under test (DUT) is measured for settling time, the output may exhibit offsets, thermal transients, and other recovery time effects when the DUT is exercised over a wide range of operating conditions. These recovery time effects on the DUT are not easily quantified unless the settling time measuring circuit itself (including the oscilloscope) is essentially free of these defects. These defects have been minimized with the measurement methods described in this paper and appear to be less than iL LSB for the test circuits shown in Figs. 2 and 5 (used without a probe) corresponding to +2 and + 120 ppm, respectively. Both of these circuits are used with an oscilloscope which was selected for low noise and minimal susceptibility to overdrive. The low-noise oscilloscope makes it feasible to measure small voltage changes using a relatively small deflection sensitivity. Reducing the oscilloscope sensitivity, in turn, minimizes the overdrive from test circuit transients. Also, no preamplification was used in either test set to minimize settling time effects in the test circuit itself when exercised over a wide range of operating conditions. APPENDIX Schottky diodes have been used in conjunction with both voltage and current pulse generators [12] , [13] to generate fast, high-quality voltage steps which are needed to accurately Fig. 2 [2] [31 [4] 
